Innos develops selective epitaxy process  by unknown
With the completion of a
Framework 5 project, UK-
based Innos, in cooperation
with LETI, University of 
Paris Sud, KTH, University 
of Chalmers, and the
Universities of Surrey,
Liverpool, and Southampton
has developed a process that
provides selective epitaxy -
used for elevated sources and
drains.
This is achieved through the
combination of silane and
dichlorosilane, without a
requirement for Cl2 or HCl in
the gas stream.
Minimising Cl2 and HCl con-
tent in the gas stream is highly
desirable as it is highly corro-
sive and processes with Cl2 or
HCl are susceptible to loading
effects.
“The selectivity of the epitaxy
can be controlled by varying
the proportion of dichlorosi-
lane in the growth process,”
explains Innos director & tech-
nical advisor, Professor Peter
Ashburn.
“Pure dichlorosilane gives etch-
ing of the silicon surface, whilst
pure silane gives non-selective
epitaxy and silane/dichlorosi-
lane ratios in the range 1:1 to
3:1 to give selective epitaxy.”
The European Commission
funded research - Framework 5
SIGMOS Project, conducted by
Innos at its facility in Southam-
pton delivers raised sources
and drains for 50nm MOSFET
devices with a surface that is
completely flat and with no evi-
dence of facets adjacent to the
nitride spacer.
The raised source/drain deliv-
ers improved sub-threshold
slopes, reduced threshold volt-
age roll-off and reduced drain
induced barrier lowering 
compared with reference tran-
sistors.
Web: http://www.innos.co.uk
Innos develops selective epitaxy process 
Sematech engineers have devel-
oped a test device that allows
semiconductor technologists to
measure the important electri-
cal characteristic of work func-
tion on a single wafer, saving
time and increasing accuracy.
The specially processed 
wafer called a terraced oxide
substrate, but more teasingly
dubbed “the wedding cake”
was developed within 
Sematech’s Front End Pro-
cesses fivision.
It contains a stairstep-like 
pattern of oxide thicknesses -
typically ranging in depth from
20 to 100Å - in a series of four
wide, concentric circles.
A high-k/metal stack then can
be deposited on the entire
wafer, after which the work
function can be measured on
the resulting collection of
oxide-and-metal stacks.
Work function pertains to the
ability to turn a transistor on
and off, and is critical to gate 
functionality.
“We now have a markedly
more accurate way to measure
work function on a single
wafer,” says associate director,
Larry Larson, FEP.“You can
achieve a process uniformity
on a single wafer that you can’t
across several wafers, because
with one wafer, the process
remains the same across the
oxide layers.
“This represents a big break-
through in measuring material
characteristics for candidate
metals.”
Larson explained that work
function measurements previ-
ously had to be performed
across a set of different wafers,
with unwanted variations in
oxide charges due to minor
process variations, providing
less useful metrics because the
inconsistencies between the
different wafers can affect
work function measurements.
Sematech engineers wrote a
recipe program for a spin pro-
cessor etcher to produce a ter-
raced, Si02 wafer, whose depths
can be varied in ranges as low
as 10 Å to 50 Å, but which typi-
cally are higher. Magnified and
viewed from the side, these sug-
gest a stacked cake, topped by
a central tower.When oxide
depths are especially thick
(1000Å to 4000Å), the wafer
surface takes on a a multi-col-
ored bull’s-eye target pattern.
The ensuing “standard work
function monitor structure”
was provided to Sematech
member companies in mid-
2004, and made public at a
December industry confer 
Larson said the device will
ease the engineers’ search for a
high-k gate metal that will
mimic the ability of silicon to
be tuned to two different work 
functions, which are needed 
to accommodate the negative
and positive channels in elec-
trical circuitry.
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Wedding cake bull's eye 
for work function
News Update
Cross-sectional SEM view of an 80nm MOSFET gate stack after raised
source/drain growth. The growth was performed at 775oC
The multi-colored bull’s-eye target
pattern.
